Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

corelogic/roundrobin: CE switching

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-03-16 16:54:47 +01:00
parent e969b9afc3
commit a4294762d0
1 changed files with 13 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
migen/corelogic/roundrobin.py
View file

@ -1,11 +1,16 @@
from migen.fhdl.structure import *
(SP_WITHDRAW, SP_CE) = range(2)
class RoundRobin:
def __init__(self, n):
def __init__(self, n, switch_policy=SP_WITHDRAW):
self.n = n
self.bn = bits_for(self.n-1)
self.request = Signal(BV(self.n))
self.grant = Signal(BV(self.bn))
self.switch_policy = switch_policy
if self.switch_policy == SP_CE:
self.ce = Signal()
def get_fragment(self):
cases = []
@ -20,7 +25,12 @@ class RoundRobin:
*switch
)
]
case = If(~self.request[i], *switch)
cases.append([Constant(i, BV(self.bn)), case])
if self.switch_policy == SP_WITHDRAW:
case = [If(~self.request[i], *switch)]
else:
case = switch
cases.append([Constant(i, BV(self.bn))] + case)
statement = Case(self.grant, *cases)
if self.switch_policy == SP_CE:
statement = If(self.ce, statement)
return Fragment(sync=[statement])