Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

link_tb: fix cont regression

Browse source
This commit is contained in:
Florent Kermarrec 2014-12-15 20:00:19 +01:00
parent fadd21fae2
commit a71fa2f522
2 changed files with 5 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
lib/sata/link/cont.py
View file

@ -44,7 +44,10 @@ class SATACONTInserter(Module):
last_was_primitive.eq(1)
).Else(
last_was_primitive.eq(0)
),
)
)
self.comb += \
If(sink.stb & source.ack,
If(change | last_primitive_insert_d,
counter.reset.eq(1)
).Else(

3
lib/sata/test/link_tb.py
View file

@ -67,8 +67,7 @@ class LinkLogger(Module):
class TB(Module):
def __init__(self):
self.submodules.hdd = HDD(
phy_debug=False,
link_random_level=50,
link_debug=False, link_random_level=50,
transport_debug=False, transport_loopback=True)
self.submodules.link = SATALink(self.hdd.phy)