Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

sdramphy/initsequence: cleanup and expose DDR3 MR1 value

This commit is contained in:
Sebastien Bourdeauducq 2014-09-03 14:21:30 +08:00
parent 114890ee80
commit a7b4550e59
1 changed files with 16 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

35
misoclib/sdramphy/initsequence.py
View File

@ -66,22 +66,6 @@ const unsigned int dfii_pix_rddata_addr[{n}] = {{
"CKE" : "DFII_CONTROL_CKE|DFII_CONTROL_ODT|DFII_CONTROL_RESET_N" "CKE" : "DFII_CONTROL_CKE|DFII_CONTROL_ODT|DFII_CONTROL_RESET_N"
} }
def gen_cmd(comment, a, ba, cmd, delay):
r = "\t/* {0} */\n".format(comment)
r += "\tdfii_pi0_address_write({0:#x});\n".format(a)
r += "\tdfii_pi0_baddress_write({0:d});\n".format(ba)
if cmd[:12] == "DFII_CONTROL":
r += "\tdfii_control_write({0});\n".format(cmd)
else:
r += "\tcommand_p0({0});\n".format(cmd)
if delay:
r += "\tcdelay({0:d});\n".format(delay)
r += "\n"
return r
r += "static void init_sequence(void)\n{\n"
cl = sdram_phy.phy_settings.cl cl = sdram_phy.phy_settings.cl
if sdram_phy.phy_settings.memtype == "SDR": if sdram_phy.phy_settings.memtype == "SDR":
@ -136,7 +120,7 @@ const unsigned int dfii_pix_rddata_addr[{n}] = {{
elif sdram_phy.phy_settings.memtype == "DDR2": elif sdram_phy.phy_settings.memtype == "DDR2":
bl = 2*sdram_phy.phy_settings.nphases bl = 2*sdram_phy.phy_settings.nphases
wr = 2 wr = 2
mr = log2_int(bl) + (cl << 4) + (wr << 9) mr = log2_int(bl) + (cl << 4) + (wr << 9)
emr = 0 emr = 0
emr2 = 0 emr2 = 0
emr3 = 0 emr3 = 0
@ -218,13 +202,26 @@ const unsigned int dfii_pix_rddata_addr[{n}] = {{
("Load Mode Register 0, CL={0:d}, BL={1:d}".format(cl, bl), mr0, 0, cmds["MODE_REGISTER"], 200), ("Load Mode Register 0, CL={0:d}, BL={1:d}".format(cl, bl), mr0, 0, cmds["MODE_REGISTER"], 200),
("ZQ Calibration", 0x0400, 0, "DFII_COMMAND_WE|DFII_COMMAND_CS", 200), ("ZQ Calibration", 0x0400, 0, "DFII_COMMAND_WE|DFII_COMMAND_CS", 200),
] ]
# the value of MR1 needs to be modified during write leveling
r += "#define DDR3_MR1 {}\n\n".format(mr1)
else: else:
raise NotImplementedError("Unsupported memory type: "+sdram_phy.phy_settings.memtype) raise NotImplementedError("Unsupported memory type: "+sdram_phy.phy_settings.memtype)
r += "static void init_sequence(void)\n{\n"
for comment, a, ba, cmd, delay in init_sequence: for comment, a, ba, cmd, delay in init_sequence:
r += gen_cmd(comment, a, ba, cmd, delay) r += "\t/* {0} */\n".format(comment)
r += "\tdfii_pi0_address_write({0:#x});\n".format(a)
r += "\tdfii_pi0_baddress_write({0:d});\n".format(ba)
if cmd[:12] == "DFII_CONTROL":
r += "\tdfii_control_write({0});\n".format(cmd)
else:
r += "\tcommand_p0({0});\n".format(cmd)
if delay:
r += "\tcdelay({0:d});\n".format(delay)
r += "\n"
r += "}\n" r += "}\n"
r += "#endif\n" r += "#endif\n"
return r return r