Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc_sdram: don't generate sdram initialization error message when integrated_main_ram is used

This commit is contained in:
Florent Kermarrec 2019-02-11 09:23:39 +01:00
parent f51ad43607
commit aabf042d38
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/soc/integration/soc_sdram.py
View File

@ -41,6 +41,7 @@ class SoCSDRAM(SoCCore):
def __init__(self, platform, clk_freq, l2_size=8192, **kwargs): def __init__(self, platform, clk_freq, l2_size=8192, **kwargs):
SoCCore.__init__(self, platform, clk_freq, **kwargs) SoCCore.__init__(self, platform, clk_freq, **kwargs)
if not self.integrated_main_ram_size:
if self.cpu_type is not None and self.csr_data_width != 8: if self.cpu_type is not None and self.csr_data_width != 8:
raise NotImplementedError("BIOS supports SDRAM initialization only for csr_data_width=8") raise NotImplementedError("BIOS supports SDRAM initialization only for csr_data_width=8")
self.l2_size = l2_size self.l2_size = l2_size