Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

targets/simple: pass kwargs

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2014-05-24 11:29:03 +02:00
parent b26ac465bd
commit ac97815619
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
targets/simple.py
View file

@ -60,10 +60,10 @@ class _CRG(Module):
class SimpleSoC(SDRAMSoC): class SimpleSoC(SDRAMSoC):
default_platform = "papilio_pro" default_platform = "papilio_pro"
def __init__(self, platform): def __init__(self, platform, **kwargs):
clk_freq = 80*1000*1000 clk_freq = 80*1000*1000
SDRAMSoC.__init__(self, platform, clk_freq, SDRAMSoC.__init__(self, platform, clk_freq,
cpu_reset_address=0x160000) cpu_reset_address=0x160000, **kwargs)
self.submodules.crg = _CRG(platform, clk_freq) self.submodules.crg = _CRG(platform, clk_freq)