Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

mibuild/platforms/minispartan6: rename ftdi_fifo to usb_fifo and fix rd_n/wr_n swap

Browse source
This commit is contained in:
Florent Kermarrec 2015-05-01 15:48:42 +02:00
parent 01e2343978
commit aea7308051
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
mibuild/platforms/minispartan6.py
View file

@ -61,12 +61,12 @@ _io = [
IOStandard("LVCMOS33"), Misc("SLEW=FAST") IOStandard("LVCMOS33"), Misc("SLEW=FAST")
), ),
("ftdi_fifo", 0, ("usb_fifo", 0,
Subsignal("data", Pins("M7 N6 M6 P5 N5 P4 P2 P1")), Subsignal("data", Pins("M7 N6 M6 P5 N5 P4 P2 P1")),
Subsignal("rxf_n", Pins("N3")), Subsignal("rxf_n", Pins("N3")),
Subsignal("txe_n", Pins("N1")), Subsignal("txe_n", Pins("N1")),
Subsignal("rd_n", Pins("M2")), Subsignal("rd_n", Pins("M1")),
Subsignal("wr_n", Pins("M1")), Subsignal("wr_n", Pins("M2")),
Subsignal("siwua", Pins("M3")), Subsignal("siwua", Pins("M3")),
IOStandard("LVCMOS33"), Drive(8), Misc("SLEW=FAST") IOStandard("LVCMOS33"), Drive(8), Misc("SLEW=FAST")
), ),