Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus: fix simple interconnect

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-02-15 16:42:05 +01:00
parent 0493212124
commit af5230c8ee
1 changed files with 6 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
migen/bus/simple.py
View file

@ -33,11 +33,12 @@ class SimpleInterconnect:
self.slaves = slaves
def get_fragment(self):
s2m = master.desc.get_names(S_TO_M)
m2s = master.desc.get_names(M_TO_S)
comb = [getattr(slave, name).eq(getattr(master, name))
for name in m2s for slave in self.slave]
comb += [getattr(master, name).eq(
desc = self.master.desc
s2m = desc.get_names(S_TO_M)
m2s = desc.get_names(M_TO_S)
comb = [getattr(slave, name).eq(getattr(self.master, name))
for name in m2s for slave in self.slaves]
comb += [getattr(self.master, name).eq(
optree("|", [getattr(slave, name) for slave in self.slaves])
)
for name in s2m]