Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #79 from xobs/fix-vexriscv-data-read

Browse source 
vexriscv: debug: fix reading DATA register
This commit is contained in:
enjoy-digital 2018-07-06 13:23:08 +02:00 committed by GitHub
commit b062d4dddc
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/vexriscv/core.py
View file

@ -95,7 +95,7 @@ class VexRiscv(Module, AutoCSR):
# A write to the REFRESH register indicates which register
# (DATA or CORE) we want to update from the CPU.
).Elif(debug_refresh.re,
If(~debug_refresh.storage,
If(debug_refresh.storage == 0,
refreshing_data.eq(0),
debug_bus_cmd_payload_address.eq(0)
).Else(