Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tb/asmicon/bankmachine: test buffer and NACK

This commit is contained in:
Sebastien Bourdeauducq 2012-03-31 10:06:44 +02:00
parent c129c98e10
commit b1e5b9ef36
1 changed files with 13 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
tb/asmicon/selector.py
View File

@ -1,3 +1,5 @@
from random import Random
from migen.fhdl.structure import * from migen.fhdl.structure import *
from migen.bus.asmibus import * from migen.bus.asmibus import *
from migen.sim.generic import Simulator, TopLevel from migen.sim.generic import Simulator, TopLevel
@ -24,18 +26,25 @@ def my_generator(dt, offset):
class Selector: class Selector:
def __init__(self, slicer, bankn, slots): def __init__(self, slicer, bankn, slots):
self.selector = _Selector(slicer, bankn, slots) self.selector = _Selector(slicer, bankn, slots)
self.buf = _Buffer(self.selector)
self.queue = [] self.queue = []
self.prng = Random(876)
def do_simulation(self, s): def do_simulation(self, s):
if s.rd(self.selector.stb): if self.prng.randrange(0, 5):
tag = s.rd(self.selector.tag) s.wr(self.buf.ack, 1)
else:
s.wr(self.buf.ack, 0)
if s.rd(self.buf.stb) and s.rd(self.buf.ack):
tag = s.rd(self.buf.tag)
self.queue.append(tag) self.queue.append(tag)
print("==> SELECTED: " + str(tag)) print("==> SELECTED: " + str(tag))
print("") print("")
def get_fragment(self): def get_fragment(self):
comb = [self.selector.ack.eq(1)] return self.selector.get_fragment() + \
return self.selector.get_fragment() + Fragment(comb, sim=[self.do_simulation]) self.buf.get_fragment() + \
Fragment(sim=[self.do_simulation])
class Completer: class Completer:
def __init__(self, hub, queue): def __init__(self, hub, queue):