Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

litex_sim: fix with_uart parameter.

This commit is contained in:
Florent Kermarrec 2020-03-03 19:04:18 +01:00
parent 98e41e2e0d
commit b29f443fe5
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/tools/litex_sim.py
View File

@ -168,7 +168,6 @@ class SimSoC(SoCSDRAM):
# SoCSDRAM --------------------------------------------------------------------------------- # SoCSDRAM ---------------------------------------------------------------------------------
SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq, SoCSDRAM.__init__(self, platform, clk_freq=sys_clk_freq,
ident = "LiteX Simulation", ident_version=True, ident = "LiteX Simulation", ident_version=True,
with_uart = False,
l2_reverse = False, l2_reverse = False,
**kwargs) **kwargs)
# CRG -------------------------------------------------------------------------------------- # CRG --------------------------------------------------------------------------------------
@ -287,7 +286,7 @@ def main():
if "cpu_type" in soc_kwargs: if "cpu_type" in soc_kwargs:
if soc_kwargs["cpu_type"] in ["mor1kx", "lm32"]: if soc_kwargs["cpu_type"] in ["mor1kx", "lm32"]:
cpu_endianness = "big" cpu_endianness = "big"
soc_kwargs["with_uart"] = False
if args.rom_init: if args.rom_init:
soc_kwargs["integrated_rom_init"] = get_mem_data(args.rom_init, cpu_endianness) soc_kwargs["integrated_rom_init"] = get_mem_data(args.rom_init, cpu_endianness)
if not args.with_sdram: if not args.with_sdram: