Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

liteXXX cores: remove setup.py and relative paths (we will install misolib of use PYTHON_PATH)

This commit is contained in:
Florent Kermarrec 2015-02-28 22:23:48 +01:00
parent 5c43d4d091
commit b34be816ec
6 changed files with 0 additions and 114 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
misoclib/com/liteeth/example_designs/make.py
View File

@ -10,7 +10,6 @@ from migen.bank.description import CSRStatus
from mibuild import tools from mibuild import tools
from mibuild.xilinx.common import * from mibuild.xilinx.common import *
sys.path.append("../../../../") # Temporary
from misoclib.soc import cpuif from misoclib.soc import cpuif
from misoclib.com.liteeth.common import * from misoclib.com.liteeth.common import *

37
misoclib/com/liteeth/setup.py
View File

@ -1,37 +0,0 @@
#!/usr/bin/env python3
import sys, os
from setuptools import setup
from setuptools import find_packages
here = os.path.abspath(os.path.dirname(__file__))
README = open(os.path.join(here, "README")).read()
required_version = (3, 3)
if sys.version_info < required_version:
raise SystemExit("LiteEth requires python {0} or greater".format(
".".join(map(str, required_version))))
setup(
name="liteeth",
version="unknown",
description="small footprint and configurable Ethernet core",
long_description=README,
author="Florent Kermarrec",
author_email="florent@enjoy-digital.fr",
url="http://enjoy-digital.fr",
download_url="https://github.com/enjoy-digital/liteeth",
packages=find_packages(here),
license="GPL",
platforms=["Any"],
keywords="HDL ASIC FPGA hardware design",
classifiers=[
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console",
"Development Status :: Alpha",
"Intended Audience :: Developers",
"License :: OSI Approved :: GNU General Public License (GPL)",
"Operating System :: OS Independent",
"Programming Language :: Python",
],
)

1
misoclib/mem/litesata/example_designs/make.py
View File

@ -10,7 +10,6 @@ from migen.bank.description import CSRStatus
from mibuild import tools from mibuild import tools
from mibuild.xilinx.common import * from mibuild.xilinx.common import *
sys.path.append("../../../../") # Temporary
from misoclib.soc import cpuif from misoclib.soc import cpuif
from misoclib.mem.litesata.common import * from misoclib.mem.litesata.common import *

37
misoclib/mem/litesata/setup.py
View File

@ -1,37 +0,0 @@
#!/usr/bin/env python3
import sys, os
from setuptools import setup
from setuptools import find_packages
here = os.path.abspath(os.path.dirname(__file__))
README = open(os.path.join(here, "README")).read()
required_version = (3, 3)
if sys.version_info < required_version:
raise SystemExit("LiteSATA requires python {0} or greater".format(
".".join(map(str, required_version))))
setup(
name="litesata",
version="unknown",
description="small footprint and configurable SATA gen1/2/3 core",
long_description=README,
author="Florent Kermarrec",
author_email="florent@enjoy-digital.fr",
url="http://enjoy-digital.fr",
download_url="https://github.com/enjoy-digital/litesata",
packages=find_packages(here),
license="GPL",
platforms=["Any"],
keywords="HDL ASIC FPGA hardware design",
classifiers=[
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console",
"Development Status :: Alpha",
"Intended Audience :: Developers",
"License :: OSI Approved :: GNU General Public License (GPL)",
"Operating System :: OS Independent",
"Programming Language :: Python",
],
)

1
misoclib/tools/litescope/example_designs/make.py
View File

@ -10,7 +10,6 @@ from migen.bank.description import CSRStatus
from mibuild import tools from mibuild import tools
from mibuild.xilinx.common import * from mibuild.xilinx.common import *
sys.path.append("../../../../") # Temporary
from misoclib.soc import cpuif from misoclib.soc import cpuif
from misoclib.tools.litescope.common import * from misoclib.tools.litescope.common import *

37
misoclib/tools/litescope/setup.py
View File

@ -1,37 +0,0 @@
#!/usr/bin/env python3
import sys, os
from setuptools import setup
from setuptools import find_packages
here = os.path.abspath(os.path.dirname(__file__))
README = open(os.path.join(here, "README")).read()
required_version = (3, 3)
if sys.version_info < required_version:
raise SystemExit("LiteScope requires python {0} or greater".format(
".".join(map(str, required_version))))
setup(
name="litescope",
version="unknown",
description="small footprint and configurable embedded FPGA logic analyzer",
long_description=README,
author="Florent Kermarrec",
author_email="florent@enjoy-digital.fr",
url="http://enjoy-digital.fr",
download_url="https://github.com/Florent-Kermarrec/litescope",
packages=find_packages(here),
license="GPL",
platforms=["Any"],
keywords="HDL ASIC FPGA hardware design",
classifiers=[
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console",
"Development Status :: Alpha",
"Intended Audience :: Developers",
"License :: OSI Approved :: GNU General Public License (GPL)",
"Operating System :: OS Independent",
"Programming Language :: Python",
],
)