Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

actorlib/spi: add optional irq generation on DMAController

This commit is contained in:
Florent Kermarrec 2013-09-04 00:06:53 +02:00 committed by Sebastien Bourdeauducq
parent 1209ec17f6
commit b6eb97e49f
1 changed files with 18 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
migen/actorlib/spi.py
View File

@ -6,6 +6,7 @@ from migen.flow.actor import *
from migen.flow.network import * from migen.flow.network import *
from migen.flow import plumbing from migen.flow import plumbing
from migen.actorlib import misc from migen.actorlib import misc
from migen.bank.eventmanager import *
# layout is a list of tuples, either: # layout is a list of tuples, either:
# - (name, nbits, [reset value], [alignment bits]) # - (name, nbits, [reset value], [alignment bits])
@ -109,7 +110,7 @@ class Collector(Module, AutoCSR):
] ]
class _DMAController(Module): class _DMAController(Module):
def __init__(self, bus_accessor, bus_aw, bus_dw, mode, base_reset=0, length_reset=0): def __init__(self, bus_accessor, bus_aw, bus_dw, mode, base_reset=0, length_reset=0, generate_irq=False):
self.alignment_bits = bits_for(bus_dw//8) - 1 self.alignment_bits = bits_for(bus_dw//8) - 1
layout = [ layout = [
("length", bus_aw + self.alignment_bits, length_reset, self.alignment_bits), ("length", bus_aw + self.alignment_bits, length_reset, self.alignment_bits),
@ -123,8 +124,23 @@ class _DMAController(Module):
if hasattr(self.generator, "trigger"): if hasattr(self.generator, "trigger"):
self.trigger = self.generator.trigger self.trigger = self.generator.trigger
self.generate_irq = generate_irq
if generate_irq:
self.submodules.ev = EventManager()
self.ev.done = EventSourcePulse()
self.ev.finalize()
r_busy_d = Signal()
self.sync += r_busy_d.eq(self.r_busy.status)
self.comb += self.ev.done.trigger.eq(~self.r_busy.status & r_busy_d)
def get_csrs(self): def get_csrs(self):
return self.generator.get_csrs() + [self.r_busy] csrs = self.generator.get_csrs() + [self.r_busy]
if self.generate_irq:
csrs += self.ev.get_csrs()
return csrs
class DMAReadController(_DMAController): class DMAReadController(_DMAController):
def __init__(self, bus_accessor, *args, **kwargs): def __init__(self, bus_accessor, *args, **kwargs):