Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

efinix: pll: allow output name to be changed

This commit is contained in:
Franck Jullien 2021-09-21 14:23:00 +02:00
parent 7a5f5a3682
commit b765bdf34e
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
litex/soc/cores/clock/efinix_trion.py
View File

@ -79,9 +79,12 @@ class TRIONPLL(Module):
self.logger.info("Using {}".format(pll_res))
self.logger.info("Clock source: {}, using EXT_CLK{}".format(block['input_clock'], clock_no))
def create_clkout(self, cd, freq, phase=0, margin=1e-2, with_reset=False, user_clk=True):
def create_clkout(self, cd, freq, phase=0, margin=1e-2, name='', with_reset=False, user_clk=True):
assert self.nclkouts < self.nclkouts_max
if name != '':
clk_out_name = name
else:
clk_out_name = '{}_CLKOUT{}'.format(self.pll_name, self.nclkouts)
if user_clk == True: