Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

core/cpu/CPUNone: set endianness to little.

Browse source
This commit is contained in:
Florent Kermarrec 2020-07-10 10:42:00 +02:00
parent 0eb1f88bb4
commit b7e4507686
1 changed files with 1 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
litex/soc/cores/cpu/__init__.py
View file

@ -26,6 +26,7 @@ class CPU(Module):
class CPUNone(CPU):
variants = ["standard"]
data_width = 32
endianness = "little"
reset_address = 0x00000000
io_regions = {0x00000000: 0x100000000} # origin, length
periph_buses = []