Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/add_video_framebuffer: Use clock_faster_than_sys when equal.

This commit is contained in:
Florent Kermarrec 2022-01-17 18:18:11 +01:00
parent 15045e96f0
commit b958453105
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/soc/integration/soc.py
View File

@ -1837,7 +1837,7 @@ class LiteXSoC(SoC):
base = base, base = base,
format = format, format = format,
clock_domain = clock_domain, clock_domain = clock_domain,
clock_faster_than_sys = vtg.video_timings["pix_clk"] > self.sys_clk_freq, clock_faster_than_sys = vtg.video_timings["pix_clk"] >= self.sys_clk_freq,
) )
setattr(self.submodules, name, vfb) setattr(self.submodules, name, vfb)