Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cores/cpu: Avoid duplication between CPU_GCC_TRIPLE_RISCV64/CPU_GCC_TRIPLE_RISCV32, CPU_GCC_TRIPLE_RISCV32 is just an extension of CPU_GCC_TRIPLE_RISCV64.

This commit is contained in:
Florent Kermarrec 2022-01-20 08:49:58 +01:00
parent 576b96ba83
commit ba14212129
1 changed files with 8 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
litex/soc/cores/cpu/__init__.py
View File

@ -47,21 +47,6 @@ class CPUNone(CPU):
"spiflash" : 0x10000000, # FIXME: Remove.
}
CPU_GCC_TRIPLE_RISCV32 = (
"riscv64-unknown-elf",
"riscv64-unknown-linux-gnu",
"riscv32-unknown-elf",
"riscv32-unknown-linux-gnu",
"riscv64-elf",
"riscv32-elf",
"riscv-none-embed",
"riscv-none-elf",
"riscv64-linux",
"riscv64-linux-gnu",
"riscv-sifive-elf",
"riscv64-none-elf",
)
CPU_GCC_TRIPLE_RISCV64 = (
"riscv64-unknown-elf",
"riscv64-unknown-linux-gnu",
@ -72,6 +57,14 @@ CPU_GCC_TRIPLE_RISCV64 = (
"riscv64-none-elf",
)
CPU_GCC_TRIPLE_RISCV32 = CPU_GCC_TRIPLE_RISCV64 + (
"riscv32-unknown-elf",
"riscv32-unknown-linux-gnu",
"riscv32-elf",
"riscv-none-embed",
"riscv-none-elf",
)
# CPUS ---------------------------------------------------------------------------------------------
def collect_cpus():