Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

k7ddrphy: fix write_latency and take care of OSERDESE2 latency on oe

This commit is contained in:
Florent Kermarrec 2014-08-14 15:57:25 +02:00 committed by Sebastien Bourdeauducq
parent 85b29c883a
commit bb85f29f91
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
misoclib/sdramphy/k7ddrphy.py
View File

@ -23,7 +23,7 @@ class K7DDRPHY(Module):
cl=8, cl=8,
cwl=6, cwl=6,
read_latency=8, read_latency=8,
write_latency=1 write_latency=2
) )
self.dfi = Interface(a, ba, self.phy_settings.dfi_d, nphases) self.dfi = Interface(a, ba, self.phy_settings.dfi_d, nphases)
@ -212,7 +212,7 @@ class K7DDRPHY(Module):
rddata_en = n_rddata_en rddata_en = n_rddata_en
self.sync += [phase.rddata_valid.eq(rddata_en) for phase in self.dfi.phases] self.sync += [phase.rddata_valid.eq(rddata_en) for phase in self.dfi.phases]
last_wrdata_en = Signal(3) last_wrdata_en = Signal(5)
wrphase = self.dfi.phases[self.phy_settings.wrphase] wrphase = self.dfi.phases[self.phy_settings.wrphase]
self.sync += last_wrdata_en.eq(Cat(wrphase.wrdata_en, last_wrdata_en[:2])) self.sync += last_wrdata_en.eq(Cat(wrphase.wrdata_en, last_wrdata_en[:4]))
self.comb += oe.eq(last_wrdata_en[0] | last_wrdata_en[1] | last_wrdata_en[2]) self.comb += oe.eq(last_wrdata_en[2+0] | last_wrdata_en[2+1] | last_wrdata_en[2+2])