Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

targets/core: simplify ios generation

Browse source
This commit is contained in:
Florent Kermarrec 2015-01-22 16:52:26 +01:00
parent 8d16a166c4
commit bbd2a076be
1 changed files with 3 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
targets/core.py
View file

@ -39,15 +39,10 @@ class LiteSATACore(Module):
else: else:
yield e yield e
sink_layout = command_tx_description(32).get_full_layout()
source_layout = command_rx_description(32).get_full_layout()
for port in self.user_ports: for port in self.user_ports:
for e in _iter_layout(sink_layout): for endpoint in [port.sink, port.source]:
obj = getattr(port.sink, e[0]) for e in _iter_layout(endpoint.layout):
ios = ios.union({obj}) obj = getattr(endpoint, e[0])
for e in _iter_layout(source_layout):
obj = getattr(port.source, e[0])
ios = ios.union({obj}) ios = ios.union({obj})
return ios return ios