Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc: limit main_ram_size to 256MB (we should modify mem_map to allow larger memories, this was the probably ARTIQ runtime issue....!!)

This commit is contained in:
Florent Kermarrec 2015-03-28 23:18:08 +01:00
parent 0649ded5fd
commit be20fbabe4
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/soc/sdram.py
View File

@ -41,6 +41,8 @@ class SDRAMSoC(SoC):
main_ram_size = 2**(phy.module.geom_settings.bankbits+
phy.module.geom_settings.rowbits+
phy.module.geom_settings.colbits)*sdram_width//8
# XXX: Limit main_ram_size to 256MB, we should modify mem_map to allow larger memories.
main_ram_size = min(main_ram_size, 256*1024*1024)
# LASMICON frontend
if isinstance(self.sdram_controller_settings, LASMIconSettings):