Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tools/litex_sim: add ddr4 PhySettings

This commit is contained in:
Piotr Binkowski 2020-01-28 14:28:24 +01:00
parent 0820adbda1
commit c02dd5e8f9
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
litex/tools/litex_sim.py
View File

@ -72,6 +72,7 @@ sdram_module_nphases = {
"LPDDR": 2, "LPDDR": 2,
"DDR2": 2, "DDR2": 2,
"DDR3": 4, "DDR3": 4,
"DDR4": 4,
} }
def get_sdram_phy_settings(memtype, data_width, clk_freq): def get_sdram_phy_settings(memtype, data_width, clk_freq):
@ -109,6 +110,18 @@ def get_sdram_phy_settings(memtype, data_width, clk_freq):
wrcmdphase, wrphase = get_sys_phases(nphases, cwl_sys_latency, cwl) wrcmdphase, wrphase = get_sys_phases(nphases, cwl_sys_latency, cwl)
read_latency = 2 + cl_sys_latency + 2 + 3 read_latency = 2 + cl_sys_latency + 2 + 3
write_latency = cwl_sys_latency write_latency = cwl_sys_latency
elif memtype == "DDR4":
# Settings from usddrphy
tck = 2/(2*nphases*clk_freq)
cmd_latency = 0
cl, cwl = get_cl_cw(memtype, tck)
cl_sys_latency = get_sys_latency(nphases, cl)
cwl = cwl + cmd_latency
cwl_sys_latency = get_sys_latency(nphases, cwl)
rdcmdphase, rdphase = get_sys_phases(nphases, cl_sys_latency, cl)
wrcmdphase, wrphase = get_sys_phases(nphases, cwl_sys_latency, cwl)
read_latency = 2 + cl_sys_latency + 1 + 3
write_latency = cwl_sys_latency
sdram_phy_settings = { sdram_phy_settings = {
"nphases": nphases, "nphases": nphases,