update README with new Kintex-7 support
This commit is contained in:
parent
13fb9282db
commit
c1fc0b9c97
8
README
8
README
|
@ -12,11 +12,14 @@ a high performance and small footprint SoC based on Migen
|
|||
* mor1kx (a better OpenRISC implementation) as alternative CPU option.
|
||||
* High performance memory controller capable of issuing several SDRAM commands
|
||||
per FPGA cycle.
|
||||
* Supports SDR, DDR, LPDDR and DDR2.
|
||||
* Supports SDR, DDR, LPDDR, DDR2 and DDR3.
|
||||
* Provided peripherals: UART, GPIO, timer, GPIO, NOR flash controller, SPI
|
||||
flash controller, Ethernet MAC, and more.
|
||||
* High performance: on Spartan-6, 83MHz system clock frequencies, 10+Gbps DDR
|
||||
* High performance:
|
||||
- on Spartan-6, 83MHz system clock frequencies, 10+Gbps DDR
|
||||
SDRAM bandwidth, 1080p 32bpp framebuffer, etc.
|
||||
- on Kintex-7, 125MHz system clock frequencies (up to 200MHz without DDR3),
|
||||
64Gbps DDR3 SDRAM bandwidth.
|
||||
* Low resource usage: basic implementation fits easily in Spartan-6 LX9.
|
||||
* Portable and easy to customize thanks to Python- and Migen-based
|
||||
architecture.
|
||||
|
@ -46,6 +49,7 @@ modules.
|
|||
For Mixxeo and M1: https://github.com/m-labs/fjmem-m1
|
||||
For Papilio Pro: https://github.com/GadgetFactory/Papilio-Loader
|
||||
(xc3sprog/trunk/bscan_spi/bscan_spi_lx9_papilio.bit)
|
||||
For KC705: https://github.com/m-labs/bscan_spi_kc705
|
||||
|
||||
4. Compile and install binutils. Take the latest version from GNU.
|
||||
mkdir build && cd build
|
||||
|
|
Loading…
Reference in New Issue