Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus/wishbone: style

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-11-24 23:42:54 +01:00
parent 6e48682a5e
commit c5342c5b5c
1 changed files with 2 additions and 7 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

9
migen/bus/wishbone.py
View file

@ -119,7 +119,6 @@ class DownConverter(Module):
# L is the target data-width
# M = N/L
def __init__(self, dw_i, dw_o):
self.wishbone_i = Interface(dw_i)
self.wishbone_o = Interface(dw_o)
self.ratio = dw_i//dw_o
@ -172,12 +171,8 @@ class DownConverter(Module):
self.submodules += fsm
fsm.act("IDLE",
If(write_ack,
NextState("WRITE_ADAPT")
),
If(read_ack,
NextState("READ_ADAPT")
)
If(write_ack, NextState("WRITE_ADAPT")),
If(read_ack, NextState("READ_ADAPT"))
)
fsm.act("WRITE_ADAPT",