soc/cores/clocks: improve readibility
This commit is contained in:
parent
6fcb12a98f
commit
c6fe3f3145
|
@ -385,7 +385,8 @@ class USIDELAYCTRL(Module):
|
||||||
self.specials += Instance("IDELAYCTRL",
|
self.specials += Instance("IDELAYCTRL",
|
||||||
p_SIM_DEVICE = "ULTRASCALE",
|
p_SIM_DEVICE = "ULTRASCALE",
|
||||||
i_REFCLK = cd.clk,
|
i_REFCLK = cd.clk,
|
||||||
i_RST=ic_reset)
|
i_RST = ic_reset
|
||||||
|
)
|
||||||
|
|
||||||
# Lattice / iCE40 ----------------------------------------------------------------------------------
|
# Lattice / iCE40 ----------------------------------------------------------------------------------
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue