Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus: CSR initiator

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-07-07 22:36:15 +02:00
parent 0b19112f8f
commit c82a468506
1 changed files with 27 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

27
migen/bus/csr.py
View file

@ -1,5 +1,7 @@
from migen.fhdl.structure import *
from migen.bus.simple import *
from migen.bus.transactions import *
from migen.sim.generic import PureSimulable
_desc = Description(
(M_TO_S, "adr", 14),
@ -14,3 +16,28 @@ class Interface(SimpleInterface):
class Interconnect(SimpleInterconnect):
pass
class Initiator(PureSimulable):
def __init__(self, generator):
self.generator = generator
self.bus = Interface()
self.transaction = None
self.done = False
def do_simulation(self, s):
if not self.done:
if self.transaction is not None:
if isinstance(self.transaction, TRead):
self.transaction.data = s.rd(self.bus.dat_r)
else:
s.wr(self.bus.we, 0)
try:
self.transaction = next(self.generator)
except StopIteration:
self.transaction = None
self.done = True
if self.transaction is not None:
s.wr(self.bus.adr, self.transaction.address)
if isinstance(self.transaction, TWrite):
s.wr(self.bus.we, 1)
s.wr(self.bus.dat_w, self.transaction.data)