Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

gensoc: use add_verilog_include_path

This commit is contained in:
Sebastien Bourdeauducq 2013-12-12 23:17:16 +01:00
parent ba46cd3da1
commit c95b9d6d76
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/gensoc/__init__.py
View File

@ -66,7 +66,7 @@ class GenSoC(Module):
"lm32_shifter.v", "lm32_multiplier.v", "lm32_mc_arithmetic.v",
"lm32_interrupt.v", "lm32_ram.v", "lm32_dp_ram.v", "lm32_icache.v",
"lm32_dcache.v", "lm32_debug.v", "lm32_itlb.v", "lm32_dtlb.v")
platform.add_sources(os.path.join("verilog", "lm32"), "lm32_config.v")
platform.add_verilog_include_path(os.path.join("verilog", "lm32"))
def register_rom(self, rom_wb_if, bios_size=0x8000):
if self._rom_registered: