Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

UART_POLLING

This commit is contained in:
Massimiliano Giacometti 2022-05-19 15:07:46 +02:00
parent 48b523cf7e
commit c95ddbbff8
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/soc/cores/cpu/cva6/core.py
View File

@ -71,6 +71,7 @@ class CVA6(CPU):
def gcc_flags(self): def gcc_flags(self):
flags = GCC_FLAGS[self.variant] flags = GCC_FLAGS[self.variant]
flags += "-D__cva6__ " flags += "-D__cva6__ "
flags += f" -DUART_POLLING"
return flags return flags
# Memory Mapping. # Memory Mapping.

3
test/test_cpu.py
View File

@ -56,6 +56,9 @@ class TestCPU(unittest.TestCase):
def test_picorv32(self): def test_picorv32(self):
self.assertTrue(self.boot_test("picorv32")) self.assertTrue(self.boot_test("picorv32"))
def test_cva6(self):
self.assertTrue(self.boot_test("cva6"))
# OpenRISC CPUs. # OpenRISC CPUs.
#def test_mor1kx(self): #def test_mor1kx(self):
# self.assertTrue(self.boot_test("mor1kx")) # self.assertTrue(self.boot_test("mor1kx"))