Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/add_etherbone: Expose arp_entries parameter.

Browse source
This commit is contained in:
Florent Kermarrec 2023-07-31 17:59:18 +02:00
parent e257ff916f
commit cb06949604
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc.py
View file

@ -1709,6 +1709,7 @@ class LiteXSoC(SoC):
def add_etherbone(self, name="etherbone", phy=None, phy_cd="eth", data_width=8,
mac_address = 0x10e2d5000000,
ip_address = "192.168.1.50",
arp_entries = 1,
udp_port = 1234,
buffer_depth = 16,
with_ip_broadcast = True,
@ -1727,6 +1728,7 @@ class LiteXSoC(SoC):
mac_address = mac_address,
ip_address = ip_address,
clk_freq = self.clk_freq,
arp_entries = arp_entries,
dw = data_width,
with_ip_broadcast = with_ip_broadcast,
with_sys_datapath = with_sys_datapath,