Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

framebuffer: chop memory words

This commit is contained in:
Sebastien Bourdeauducq 2012-06-29 16:11:05 +02:00
parent 0f9e16a034
commit ccbd5e8baf
1 changed files with 16 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
milkymist/framebuffer/__init__.py
View File

@ -2,7 +2,7 @@ from migen.fhdl.structure import *
from migen.flow.actor import * from migen.flow.actor import *
from migen.flow.network import * from migen.flow.network import *
from migen.flow import plumbing from migen.flow import plumbing
from migen.actorlib import ala, misc, dma_asmi from migen.actorlib import ala, misc, dma_asmi, structuring
from migen.bank.description import * from migen.bank.description import *
from migen.bank import csrgen from migen.bank import csrgen
@ -66,18 +66,30 @@ class _FrameInitiator(Actor):
] ]
return Fragment(comb) return Fragment(comb)
_bpp = 32
_bpc = 10
_pixel_layout = [
("b", BV(_bpc)),
("g", BV(_bpc)),
("r", BV(_bpc)),
("pad", BV(_bpp-3*_bpc))
]
class Framebuffer: class Framebuffer:
def __init__(self, address, asmiport): def __init__(self, address, asmiport):
asmi_bits = asmiport.hub.aw asmi_bits = asmiport.hub.aw
alignment_bits = asmiport.hub.dw//8 alignment_bits = asmiport.hub.dw//8
length_bits = _hbits + _vbits + 2 - alignment_bits length_bits = _hbits + _vbits + 2 - alignment_bits
pack_factor = asmiport.hub.dw//_bpp
packed_pixels = structuring.pack_layout(_pixel_layout, pack_factor)
fi = ActorNode(_FrameInitiator(asmi_bits, length_bits, alignment_bits)) fi = ActorNode(_FrameInitiator(asmi_bits, length_bits, alignment_bits))
adrloop = ActorNode(misc.IntSequence(length_bits)) adrloop = ActorNode(misc.IntSequence(length_bits))
adrbase = ActorNode(ala.Add(BV(asmi_bits))) adrbase = ActorNode(ala.Add(BV(asmi_bits)))
adrbuffer = ActorNode(plumbing.Buffer) adrbuffer = ActorNode(plumbing.Buffer)
dma = ActorNode(dma_asmi.SequentialReader(asmiport)) dma = ActorNode(dma_asmi.SequentialReader(asmiport))
# TODO: chop cast = ActorNode(structuring.Cast(asmiport.hub.dw, packed_pixels))
unpack = ActorNode(structuring.Unpack(pack_factor, _pixel_layout))
# TODO: VTG # TODO: VTG
g = DataFlowGraph() g = DataFlowGraph()
@ -86,6 +98,8 @@ class Framebuffer:
g.add_connection(fi, adrbase, source_subr=["base"], sink_subr=["b"]) g.add_connection(fi, adrbase, source_subr=["base"], sink_subr=["b"])
g.add_connection(adrbase, adrbuffer) g.add_connection(adrbase, adrbuffer)
g.add_connection(adrbuffer, dma) g.add_connection(adrbuffer, dma)
g.add_connection(dma, cast)
g.add_connection(cast, unpack)
self._comp_actor = CompositeActor(g) self._comp_actor = CompositeActor(g)
self.bank = csrgen.Bank(fi.actor.get_registers(), address=address) self.bank = csrgen.Bank(fi.actor.get_registers(), address=address)