Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/soc/add_etherbone: expose buffer_depth.

This commit is contained in:
Florent Kermarrec 2020-11-23 17:50:31 +01:00
parent a1bfa79092
commit cddf19df98
1 changed files with 6 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
litex/soc/integration/soc.py
View File

@ -1337,7 +1337,8 @@ class LiteXSoC(SoC):
def add_etherbone(self, name="etherbone", phy=None,
mac_address = 0x10e2d5000000,
ip_address = "192.168.1.50",
udp_port = 1234):
udp_port = 1234,
buffer_depth = 4):
# Imports
from liteeth.core import LiteEthUDPIPCore
from liteeth.frontend.etherbone import LiteEthEtherbone
@ -1356,9 +1357,10 @@ class LiteXSoC(SoC):
self.comb += self.cd_etherbone.rst.eq(ResetSignal("sys"))
# Etherbone
etherbone = LiteEthEtherbone(ethcore.udp, udp_port, cd="etherbone")
etherbone = LiteEthEtherbone(ethcore.udp, udp_port, buffer_depth=buffer_depth, cd="etherbone")
setattr(self.submodules, name, etherbone)
self.add_wb_master(etherbone.wishbone.bus)
# Timing constraints
if hasattr(phy, "crg"):
eth_rx_clk = phy.crg.cd_eth_rx.clk