Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

norflash16: fix LSB

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-11-30 23:06:51 +01:00
parent 352919d17e
commit cfb9074755
1 changed files with 1 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
misoclib/norflash16/__init__.py
View file

@ -8,14 +8,11 @@ class NorFlash16(Module):
### ###
adr_width = flen(pads.adr) + 1
adr_r = Signal(adr_width) # in 16-bit memory words
data = TSTriple(16) data = TSTriple(16)
lsb = Signal() lsb = Signal()
self.specials += data.get_tristate(pads.d) self.specials += data.get_tristate(pads.d)
self.comb += [ self.comb += [
pads.adr.eq(Cat(lsb, adr_r[1:])),
data.oe.eq(pads.oe_n), data.oe.eq(pads.oe_n),
pads.ce_n.eq(0) pads.ce_n.eq(0)
] ]
@ -31,7 +28,7 @@ class NorFlash16(Module):
# Register data/address to avoid off-chip glitches # Register data/address to avoid off-chip glitches
If(self.bus.cyc & self.bus.stb, If(self.bus.cyc & self.bus.stb,
adr_r.eq(Cat(0, self.bus.adr)), pads.adr.eq(Cat(lsb, self.bus.adr)),
If(self.bus.we, If(self.bus.we,
# Only 16-bit writes are supported. Assume sel=0011 or 1100. # Only 16-bit writes are supported. Assume sel=0011 or 1100.
If(self.bus.sel[0], If(self.bus.sel[0],