Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

uart: pass *args, **kwargs to sim phy

Browse source
This commit is contained in:
Florent Kermarrec 2015-03-06 12:08:10 +01:00
parent af66ca7bad
commit d20b9c2221
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
misoclib/com/uart/phy/sim.py
View file

@ -2,7 +2,7 @@ from migen.fhdl.std import *
from migen.flow.actor import Sink, Source
class UARTPHYSim(Module):
def __init__(self, pads):
def __init__(self, pads, *args, **kwargs):
self.sink = Sink([("data", 8)])
self.source = Source([("data", 8)])