Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

corelogic/fsm: typo

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-03-18 22:12:46 +01:00
parent 5f28103769
commit d47b564fad
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
migen/corelogic/fsm.py
View file

@ -17,7 +17,7 @@ class FSM:
name_state = len(self.actions) name_state = len(self.actions)
setattr(self, name, Constant(name_state, self._state_bv)) setattr(self, name, Constant(name_state, self._state_bv))
for i in range(delay-1): for i in range(delay-1):
self.actions.append([self.next_state(Constant(name_state+i+1), self._state_bv)]) self.actions.append([self.next_state(Constant(name_state+i+1, self._state_bv))])
self.actions.append([self.next_state(target_state)]) self.actions.append([self.next_state(target_state)])
else: else:
# alias # alias