gen/fhdl/hierarchy: Sort instances to generate deterministic hierarchy in verilog.
This commit is contained in:
parent
aac828b4cb
commit
d4d1a1bfd7
|
@ -41,7 +41,7 @@ class LiteXHierarchyExplorer:
|
||||||
r += self.get_tree(mod, ident + 1)
|
r += self.get_tree(mod, ident + 1)
|
||||||
|
|
||||||
# Instances.
|
# Instances.
|
||||||
for s in module._fragment.specials:
|
for s in sorted(module._fragment.specials, key=lambda x: str(x)):
|
||||||
if (self.depth is None) or (ident <= self.depth):
|
if (self.depth is None) or (ident <= self.depth):
|
||||||
if isinstance(s, Instance):
|
if isinstance(s, Instance):
|
||||||
show = with_instances
|
show = with_instances
|
||||||
|
|
Loading…
Reference in New Issue