Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

platforms/genesys2: add usb_fifo.

This commit is contained in:
Florent Kermarrec 2020-06-23 18:01:51 +02:00
parent 309eda4246
commit d7cc7d2ac6
1 changed files with 13 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
litex/boards/platforms/genesys2.py
View File

@ -45,6 +45,19 @@ _io = [
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
), ),
("usb_fifo", 0, # Can be used when FT2232H's Channel A configured to ASYNC FIFO 245 mode
Subsignal("data", Pins("AD27 W27 W28 W29 Y29 Y28 AA28 AA26")),
Subsignal("rxf_n", Pins("AB29")),
Subsignal("txe_n", Pins("AA25")),
Subsignal("rd_n", Pins("AB25")),
Subsignal("wr_n", Pins("AC27")),
Subsignal("siwua", Pins("AB28")),
Subsignal("oe_n", Pins("AC30")),
Misc("SLEW=FAST"),
Drive(8),
IOStandard("LVCMOS33"),
),
("sdcard", 0, ("sdcard", 0,
Subsignal("clk", Pins("R28")), Subsignal("clk", Pins("R28")),
Subsignal("cmd", Pins("R29"), Misc("PULLUP True")), Subsignal("cmd", Pins("R29"), Misc("PULLUP True")),