Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

boards/platforms/versaecp55g: use ftdi serial pins

Browse source
This commit is contained in:
Florent Kermarrec 2018-10-29 15:39:51 +01:00
parent c05b9ef2ad
commit d84083f642
1 changed files with 3 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
litex/boards/platforms/versaecp55g.py
View file

@ -29,10 +29,11 @@ _io = [
("user_dip_btn", 7, Pins("K20"), IOStandard("LVCMOS25")),
("serial", 0,
Subsignal("tx", Pins("A12"), IOStandard("LVCMOS33")), # X4 IO0
Subsignal("rx", Pins("A13"), IOStandard("LVCMOS33")), # X4 IO1
Subsignal("rx", Pins("C11"), IOStandard("LVCMOS33")),
Subsignal("tx", Pins("A11"), IOStandard("LVCMOS33")),
),
("eth_clocks", 0,
Subsignal("tx", Pins("P19")),
Subsignal("rx", Pins("L20")),