Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

tools/litex_read_verilog: Add proc step before exporting to .json since now seems to be required for some verilog designs.

This commit is contained in:
Florent Kermarrec 2022-10-19 15:29:00 +02:00
parent 89670e5938
commit da8d3d10aa
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
litex/tools/litex_read_verilog.py
View File

@ -24,6 +24,7 @@ def main():
# use yosys to convert verilog to json # use yosys to convert verilog to json
yosys_v2j = "\n".join([ yosys_v2j = "\n".join([
"read_verilog -sv {}".format(verilog_file), "read_verilog -sv {}".format(verilog_file),
"proc",
"write_json {}.json".format(verilog_file) "write_json {}.json".format(verilog_file)
]) ])
tools.write_to_file("yosys_v2j.ys", yosys_v2j) tools.write_to_file("yosys_v2j.ys", yosys_v2j)