Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

actorlib/structuring/Pipeline: make 'busy' a signal

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2014-11-01 21:48:02 +08:00
parent 33c3a927c2
commit dcedc4e6a5
1 changed files with 2 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
migen/actorlib/structuring.py
View file

@ -199,14 +199,13 @@ class Converter(Module):
class Pipeline(Module):
def __init__(self, *modules):
self.busy = Signal()
n = len(modules)
m = modules[0]
# expose sink of first module
# if available
if hasattr(m, "sink"):
self.sink = m.sink
# use of busy is encouraged
# but not mandatory
if hasattr(m, "busy"):
busy = m.busy
else:
@ -224,4 +223,4 @@ class Pipeline(Module):
# if available
if hasattr(m, "source"):
self.source = m.source
self.busy = busy
self.comb += self.busy.eq(busy)