Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

framebuffer: expose PLL DRP to CSR

This commit is contained in:
Sebastien Bourdeauducq 2013-11-18 20:32:33 +01:00
parent 9e883b8b02
commit de76e91147
1 changed files with 31 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
misoclib/framebuffer/phy.py
View File

@ -58,6 +58,14 @@ class _Clocking(Module, AutoCSR):
self.clock_domains.cd_pix = ClockDomain(reset_less=True) self.clock_domains.cd_pix = ClockDomain(reset_less=True)
if pads_dvi is not None: if pads_dvi is not None:
self._r_pll_reset = CSRStorage()
self._r_pll_adr = CSRStorage(5)
self._r_pll_dat_r = CSRStatus(16)
self._r_pll_dat_w = CSRStorage(16)
self._r_pll_read = CSR()
self._r_pll_write = CSR()
self._r_pll_drdy = CSRStatus()
self.clock_domains.cd_pix2x = ClockDomain(reset_less=True) self.clock_domains.cd_pix2x = ClockDomain(reset_less=True)
self.clock_domains.cd_pix10x = ClockDomain(reset_less=True) self.clock_domains.cd_pix10x = ClockDomain(reset_less=True)
self.serdesstrobe = Signal() self.serdesstrobe = Signal()
@ -124,19 +132,34 @@ class _Clocking(Module, AutoCSR):
pll_clk1 = Signal() pll_clk1 = Signal()
pll_clk2 = Signal() pll_clk2 = Signal()
locked_async = Signal() locked_async = Signal()
pll_drdy = Signal()
self.sync += If(self._r_pll_read.re | self._r_pll_write.re,
self._r_pll_drdy.status.eq(0)
).Elif(pll_drdy,
self._r_pll_drdy.status.eq(1)
)
self.specials += [ self.specials += [
Instance("PLL_BASE", Instance("PLL_ADV",
p_CLKIN_PERIOD=26.7, p_CLKFBOUT_MULT=10,
p_CLKFBOUT_MULT=20, p_CLKOUT0_DIVIDE=1, # pix10x
p_CLKOUT0_DIVIDE=2, # pix10x p_CLKOUT1_DIVIDE=5, # pix2x
p_CLKOUT1_DIVIDE=10, # pix2x p_CLKOUT2_DIVIDE=10, # pix
p_CLKOUT2_DIVIDE=20, # pix
p_COMPENSATION="INTERNAL", p_COMPENSATION="INTERNAL",
i_CLKIN=clk_pix_unbuffered, i_CLKINSEL=1,
i_CLKIN1=clk_pix_unbuffered,
o_CLKOUT0=pll_clk0, o_CLKOUT1=pll_clk1, o_CLKOUT2=pll_clk2, o_CLKOUT0=pll_clk0, o_CLKOUT1=pll_clk1, o_CLKOUT2=pll_clk2,
o_CLKFBOUT=clkfbout, i_CLKFBIN=clkfbout, o_CLKFBOUT=clkfbout, i_CLKFBIN=clkfbout,
o_LOCKED=pll_locked, i_RST=~pix_locked), o_LOCKED=pll_locked,
i_RST=~pix_locked | self._r_pll_reset.storage,
i_DADDR=self._r_pll_adr.storage,
o_DO=self._r_pll_dat_r.status,
i_DI=self._r_pll_dat_w.storage,
i_DEN=self._r_pll_read.re | self._r_pll_write.re,
i_DWE=self._r_pll_write.re,
o_DRDY=pll_drdy,
i_DCLK=ClockSignal()),
Instance("BUFPLL", p_DIVIDE=5, Instance("BUFPLL", p_DIVIDE=5,
i_PLLIN=pll_clk0, i_GCLK=ClockSignal("pix2x"), i_LOCKED=pll_locked, i_PLLIN=pll_clk0, i_GCLK=ClockSignal("pix2x"), i_LOCKED=pll_locked,
o_IOCLK=self.cd_pix10x.clk, o_LOCK=locked_async, o_SERDESSTROBE=self.serdesstrobe), o_IOCLK=self.cd_pix10x.clk, o_LOCK=locked_async, o_SERDESSTROBE=self.serdesstrobe),