Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Fix argument descriptions

Browse source
This commit is contained in:
Vadim Kaushan 2020-01-31 18:54:25 +03:00
parent eb49ec217e
commit de88ed282a
No known key found for this signature in database
GPG key ID: A501C5DF67C05C4E
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/integration/soc_core.py
View file

@ -609,9 +609,9 @@ def soc_core_args(parser):
help="CPU reset address (default=0x00000000 or ROM)")
# ROM parameters
parser.add_argument("--integrated-rom-size", default=0x8000, type=int,
help="size/enable the integrated (BIOS) ROM")
help="size/enable the integrated (BIOS) ROM (default=32KB)")
parser.add_argument("--integrated-rom-file", default=None, type=str,
help="integrated (BIOS) ROM binary file (default=32KB)")
help="integrated (BIOS) ROM binary file")
# SRAM parameters
parser.add_argument("--integrated-sram-size", default=0x1000, type=int,
help="size/enable the integrated SRAM (default=4KB)")