Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/export: Disable riscv_zicsr workaround for now since does not seems working.

This commit is contained in:
Florent Kermarrec 2022-06-03 13:31:59 +02:00
parent 3acf22ff6f
commit e0a549f8ea
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/soc/integration/export.py
View File

@ -106,8 +106,8 @@ def get_cpu_mak(cpu, compile_software):
flags = re.compile("-march=([^ ]+)").sub("-march=\\1_zicsr", flags) flags = re.compile("-march=([^ ]+)").sub("-march=\\1_zicsr", flags)
return flags return flags
if (not clang) and ("riscv" in selected_triple): #if (not clang) and ("riscv" in selected_triple):
flags = apply_riscv_zicsr_march_workaround(flags) # flags = apply_riscv_zicsr_march_workaround(flags)
# Return informations. # Return informations.
return [ return [