Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

genlib/fifo: clarify we behaviour when writable=0

This commit is contained in:
Sebastien Bourdeauducq 2013-11-28 22:31:10 +01:00
parent 6e9e0a60eb
commit e1b31ec455
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
migen/genlib/fifo.py
View File

@ -31,10 +31,10 @@ class _FIFOInterface:
din : in, width_or_layout din : in, width_or_layout
Input data either flat or Record structured. Input data either flat or Record structured.
writable : out writable : out
There is space in the FIFO and `we` can be asserted. There is space in the FIFO and `we` can be asserted to load new data.
we : in we : in
Write enable signal to latch `din` into the FIFO. Only assert if Write enable signal to latch `din` into the FIFO. Does nothing if
`writable` is asserted. `writable` is not asserted.
dout : out, width_or_layout dout : out, width_or_layout
Output data, same type as `din`. Only valid if `readable` is Output data, same type as `din`. Only valid if `readable` is
asserted. asserted.