Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/vhd2v_converter.py: pass work_package to platform

This commit is contained in:
Gwenhael Goavec-Merou 2024-06-06 15:24:20 +02:00
parent b2b7130b7b
commit e25de0f499
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/build/vhd2v_converter.py
View File

@ -61,6 +61,7 @@ class VHD2VConverter(Module):
self._params = params
self._force_convert = force_convert
self._add_instance = add_instance
self._work_package = work_package
self._ghdl_opts = ["--std=08", "--no-formal"]
@ -103,7 +104,7 @@ class VHD2VConverter(Module):
if self._platform.support_mixed_language and not self._force_convert:
ip_params = self._params
for file in self._sources:
self._platform.add_source(file)
self._platform.add_source(file, library=self._work_package)
else: # platform is only able to synthesis verilog -> convert vhdl to verilog
# check if more than one core is instanciated
# if so -> append with _X