Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

gen/fhdl/verilog: remove asic_syntax and expose reg_initialization, dummy_signal and blocking_assign

Browse source
This commit is contained in:
Florent Kermarrec 2015-11-16 16:18:09 +01:00
parent 2f52d364af
commit e407a1cdda
1 changed files with 8 additions and 8 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

16
litex/gen/fhdl/verilog.py
View file

@ -224,7 +224,7 @@ def _printcomb(f, ns,
r += "initial " + ns.get_name(dummy_s) + " <= 1'd0;\n" r += "initial " + ns.get_name(dummy_s) + " <= 1'd0;\n"
r += syn_on r += syn_on
from collections import defaultdict from collections import defaultdict
target_stmt_map = defaultdict(list) target_stmt_map = defaultdict(list)
@ -234,9 +234,6 @@ def _printcomb(f, ns,
for t in targets: for t in targets:
target_stmt_map[t].append(statement) target_stmt_map[t].append(statement)
#from pprint import pprint
#pprint(target_stmt_map)
groups = group_by_targets(f.comb) groups = group_by_targets(f.comb)
for n, (t, stmts) in enumerate(target_stmt_map.items()): for n, (t, stmts) in enumerate(target_stmt_map.items()):
@ -331,7 +328,10 @@ def _printspecials(overrides, specials, ns, add_data_file):
def convert(f, ios=None, name="top", def convert(f, ios=None, name="top",
special_overrides=dict(), special_overrides=dict(),
create_clock_domains=True, create_clock_domains=True,
display_run=False, asic_syntax=False): display_run=False,
reg_initialization=True,
dummy_signal=True,
blocking_assign=False):
r = ConvOutput() r = ConvOutput()
if not isinstance(f, _Fragment): if not isinstance(f, _Fragment):
f = f.get_fragment() f = f.get_fragment()
@ -363,11 +363,11 @@ def convert(f, ios=None, name="top",
src = "/* Machine-generated using LiteX gen*/\n" src = "/* Machine-generated using LiteX gen*/\n"
src += _printheader(f, ios, name, ns, src += _printheader(f, ios, name, ns,
reg_initialization=not asic_syntax) reg_initialization=reg_initialization)
src += _printcomb(f, ns, src += _printcomb(f, ns,
display_run=display_run, display_run=display_run,
dummy_signal=not asic_syntax, dummy_signal=dummy_signal,
blocking_assign=asic_syntax) blocking_assign=blocking_assign)
src += _printsync(f, ns) src += _printsync(f, ns)
src += _printspecials(special_overrides, f.specials - lowered_specials, ns, r.add_data_file) src += _printspecials(special_overrides, f.specials - lowered_specials, ns, r.add_data_file)
src += "endmodule\n" src += "endmodule\n"