Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/generic_platform: Fix use_default_clk set when not user provided sys_clk. 

Prevented the default timing constraint to be generated in the timing constraint file.
This commit is contained in:
Florent Kermarrec 2021-03-10 10:47:22 +01:00
parent 0e7d8219ea
commit e48b269d77
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/build/generic_platform.py
View File

@ -342,7 +342,7 @@ class GenericPlatform:
"No default clock and no clock domain defined") "No default clock and no clock domain defined")
crg = CRG(self.request(self.default_clk_name)) crg = CRG(self.request(self.default_clk_name))
fragment += crg.get_fragment() fragment += crg.get_fragment()
self.user_default_clk = True self.use_default_clk = True
self.do_finalize(fragment, *args, **kwargs) self.do_finalize(fragment, *args, **kwargs)
self.finalized = True self.finalized = True