Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

csr/sram: fix page_bits computation

This commit is contained in:
Kenneth Ryerson 2013-06-03 21:51:14 +02:00 committed by Sebastien Bourdeauducq
parent cebfe787db
commit e5e3492afe
1 changed files with 1 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
migen/bus/csr.py
View File

@ -45,13 +45,6 @@ class Initiator(Module):
s.wr(self.bus.we, 1) s.wr(self.bus.we, 1)
s.wr(self.bus.dat_w, self.transaction.data) s.wr(self.bus.dat_w, self.transaction.data)
def _compute_page_bits(nwords):
npages = (nwords - 1)//512
if npages > 0:
return bits_for(npages-1)
else:
return 0
class SRAM(Module): class SRAM(Module):
def __init__(self, mem_or_size, address, read_only=None, init=None, bus=None): def __init__(self, mem_or_size, address, read_only=None, init=None, bus=None):
if isinstance(mem_or_size, Memory): if isinstance(mem_or_size, Memory):
@ -60,7 +53,7 @@ class SRAM(Module):
mem = Memory(data_width, mem_or_size//(data_width//8), init=init) mem = Memory(data_width, mem_or_size//(data_width//8), init=init)
csrw_per_memw = (mem.width + data_width - 1)//data_width csrw_per_memw = (mem.width + data_width - 1)//data_width
word_bits = log2_int(csrw_per_memw) word_bits = log2_int(csrw_per_memw)
page_bits = log2_int(mem.depth*csrw_per_memw, False) page_bits = log2_int((mem.depth*csrw_per_memw + 511)//512, False)
if page_bits: if page_bits:
self._page = CSRStorage(page_bits, name=mem.name_override + "_page") self._page = CSRStorage(page_bits, name=mem.name_override + "_page")
else: else: