Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

integration/soc/add_etherbone: Set default buffer_depth to 16 (Allow LiteScope's width up to 512-bit).

Browse source
This commit is contained in:
Florent Kermarrec 2022-03-16 16:43:28 +01:00
parent 371608712f
commit e6a81ec2af
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc.py
View file

@ -1508,7 +1508,7 @@ class LiteXSoC(SoC):
mac_address = 0x10e2d5000000,
ip_address = "192.168.1.50",
udp_port = 1234,
buffer_depth = 4,
buffer_depth = 16,
with_timing_constraints = True):
# Imports
from liteeth.core import LiteEthUDPIPCore