Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc_core: cleanup/re-align

This commit is contained in:
Florent Kermarrec 2019-09-29 17:31:37 +02:00
parent 334ae336bf
commit e8e57b4f87
1 changed files with 19 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/soc/integration/soc_core.py
View File

@ -432,9 +432,10 @@ class SoCCore(Module):
# Collect and create CSRs # Collect and create CSRs
self.submodules.csrbankarray = csr_bus.CSRBankArray(self, self.submodules.csrbankarray = csr_bus.CSRBankArray(self,
self.get_csr_dev_address, self.get_csr_dev_address,
data_width=self.csr_data_width, data_width = self.csr_data_width,
address_width=self.csr_address_width, address_width = self.csr_address_width,
alignment=self.csr_alignment) alignment = self.csr_alignment
)
# Add CSRs interconnect # Add CSRs interconnect
if len(self._csr_masters) != 0: if len(self._csr_masters) != 0: