Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #309 from antmicro/mmcm-fix

Browse source 
soc/cores/clock: add lock reg and assign reset
This commit is contained in:
enjoy-digital 2019-11-20 19:20:15 +01:00 committed by GitHub
commit e8e70b164a
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
litex/soc/cores/clock.py
View file

@ -92,6 +92,7 @@ class XilinxClocking(Module, AutoCSR):
def expose_drp(self):
self.drp_reset = CSR()
self.drp_locked = CSR()
self.drp_read = CSR()
self.drp_write = CSR()
self.drp_drdy = CSRStatus()
@ -261,7 +262,7 @@ class S7MMCM(XilinxClocking):
config = self.compute_config()
mmcm_fb = Signal()
self.params.update(
p_BANDWIDTH="OPTIMIZED", o_LOCKED=self.locked,
p_BANDWIDTH="OPTIMIZED", o_LOCKED=self.locked, i_RST=self.reset,
# VCO
p_REF_JITTER1=0.01, p_CLKIN1_PERIOD=1e9/self.clkin_freq,