Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

mibuild/xilinx_ise: move overwrite option to default options

Browse source
This commit is contained in:
Robert Jordens 2014-04-03 22:19:29 -06:00 committed by Sebastien Bourdeauducq
parent 9ff6cc8403
commit e94f30f15d
1 changed files with 6 additions and 6 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

12
mibuild/xilinx_ise.py
View file

@ -148,9 +148,9 @@ xst -ifn {build_name}.xst"""
build_script_contents += """
ngdbuild {ngdbuild_opt} -uc {build_name}.ucf {build_name}.{ext} {build_name}.ngd
map {map_opt} -w -o {build_name}_map.ncd {build_name}.ngd {build_name}.pcf
par {par_opt} -w {build_name}_map.ncd {build_name}.ncd {build_name}.pcf
bitgen {bitgen_opt} -w {build_name}.ncd {build_name}.bit
map {map_opt} -o {build_name}_map.ncd {build_name}.ngd {build_name}.pcf
par {par_opt} {build_name}_map.ncd {build_name}.ncd {build_name}.pcf
bitgen {bitgen_opt} {build_name}.ncd {build_name}.bit
"""
build_script_contents = build_script_contents.format(build_name=build_name,
ngdbuild_opt=ngdbuild_opt, bitgen_opt=bitgen_opt, ext=ext,
@ -188,10 +188,10 @@ class XilinxISEPlatform(GenericPlatform):
-opt_mode SPEED
-reduce_control_sets auto
-register_balancing yes"""
map_opt = "-ol high"
par_opt = "-ol high"
map_opt = "-ol high -w"
par_opt = "-ol high -w"
ngdbuild_opt = ""
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes"
bitgen_opt = "-g LCK_cycle:6 -g Binary:Yes -w"
ise_commands = ""
def get_verilog(self, *args, special_overrides=dict(), **kwargs):
so = {