Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

migen/genlib/misc: add reverse_bytes

This commit is contained in:
Florent Kermarrec 2015-04-27 15:08:10 +02:00
parent 472665b81d
commit e96ba1e46f
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
migen/genlib/misc.py
View File

@ -1,3 +1,5 @@
import math
from migen.fhdl.std import * from migen.fhdl.std import *
from migen.fhdl.structure import _Operator from migen.fhdl.structure import _Operator
@ -64,6 +66,14 @@ def chooser(signal, shift, output, n=None, reverse=False):
return Case(shift, cases).makedefault() return Case(shift, cases).makedefault()
def reverse_bytes(signal):
n = math.ceil(flen(signal)/8)
r = []
for i in reversed(range(n)):
r.append(signal[i*8:min((i+1)*8, flen(signal))])
return Cat(iter(r))
def timeline(trigger, events): def timeline(trigger, events):
lastevent = max([e[0] for e in events]) lastevent = max([e[0] for e in events])
counter = Signal(max=lastevent+1) counter = Signal(max=lastevent+1)